Abstract -The Global Positioning System (GPS) satellites receiver at first computes its space coordinates (i.e. latitude, transfer accurate time from atomic clocks, thus enabling the longitude, and altitude) using the data collected from receivers on Earth to produce high-stability synchronization different satellites; then it starts generating a low-jitter 1 signals (i.e., trains of low-jitter pulses without drift). The pulse per second (1-pps) signal, as well as other possible timing accuracy ofthe generated stream ofpulses depends on standard frequency output signals (e.g. 1, 5, or 10 MHz), by the features as well as on the cost of the specific GPS locking its internal clock with time information received from receiver employed This paper describes a fully digital the satellites. In particular, the simplest GPS receivers have synchronization circuit that is able to reduce the jitter just one channel and establish connections with multiple associated to the 1 pulse per second (l-pps) signal generated satellites according to a fast-switching sequential scheme. by a typical low-cost receiver of moderate timing accuracy Conversely, more involved models assign a different channel within a short settling time interval. The proposed circuit has to each satellite in view (i.e. above the horizon), thus been implemented using an FPGA and the jitter reduction performing simultaneous acquisitions. In most GPS receivers, has been estimated experimentally.
INTRODUCTION time values received simultaneously from different satellites over a certain time interval (e.g. 24 hours) [13] . While the Global time synchronization concerns with the latter approach is essential for fundamental metrological distribution of time or frequency values to multiple clocks. purposes [14] , a jitter of about ±100 ns is suitable in most Global time synchronization has been playing a central role consumer and industrial applications. Nonetheless, if a lower in computer and digital telecommunication networking for jitter is required (e.g. in mobile or wired long-haul several years [1]- [4] . In fact, circuit-switched data networks communications networks), special locking circuits exist to require stringent synchronization between nodes in order to reduce the period variations of the native I-pps stream. Such avoid slips that may be harmful for some data services [5] . In circuits are conceived to improve the GPS-based last years several standards have been released by the synchronization at the physical layer regardless of the International Telecommunication Union -specific communication mechanism between systems. In
Telecommunication Sector (ITU-T) and by the European contrast, protocol-based synchronization schemes, such as the Telecommunication Standard Institute (ETSI) to manage the IEEE 1588, operate at higher layers, and rely mostly on synchronization problem [6] [7] [8] [9] . More recently, assuring software signal processing techniques. In this paper a fully appropriate time synchronization has also become critically digital synchronization circuit to reduce the jitter affecting the important for distributed measurement and automation I-pps signal generated by typical low-cost GPS receivers is purposes as well as for some pervasive computing proposed. In Section IIthe architecture of the synchronization applications based on embedded devices, such as the wireless circuit and its principle of operation as well as its advantages sensor networks [10] . Generally, the problem of assuring a and limitations in comparison with other high-accuracy suitable synchronization at the network level is addressed by existing solutions are described. 
Inpu
Such issues can be effectively tackled at the expense of a lower timing accuracy using the proposed synchronization ;se circuit. The block diagram of such a circuit is shown in B. Analysis ofthe locking phase
III. EXPERIMENTAL RESULTS
As stated above, as soon as the circuit reaches the locking In order to validate the correct operation as well as the phase, the Counter 1 is switched to measure the time performance of the circuit described in Section II, the jitter of difference between the output and the input I-pps signals. the I-pps signal produced by a GPS receiver based on a Such a difference can be either negative or positive module of moderate time stability has been measured and depending on whether the output signal anticipates the input compared with the jitter of the same I-pps stream regenerated signal or not. If AT is referred to as the delay between the by the synchronization circuit. To this purpose, the tand input signals at the ith second of operation and synchronization circuit has been implemented using an FPGA OUT represents the jitter of the output period with respect Xilinx Spartan XC3200-4FT256. The proportional and Aourepresents the jitter of the output period with respect integral parameters of the digital PI controller have been set to TID at the same time i, the difference between the output as follows: p=2-2 and 1=2-6, respectively. Such values are the and input periods is closest powers of two enabling a unit-step response close to the critical damping of the system. This is essential to shorten (6) to 32, i.e. larger than N*;30 for E0.5 and ST , 30 ns.
On the other hand,thedfferecebeweenheoupAlthough using powers of two for p and 1 is not optimal for On the other hand the difference between the output periods the P1 controller design, this choice makes the hardware implementation simpler and faster, since just two shift TouT -Tou_T AOuT-AOu_ =(mi -mi1 )T (7) registers instead of two hardware multipliers are required. As a consequence, the synthesized circuit is able to run at 100 where MHz, while covering just 13% out of the available logic slices in the FPGA and 1% out of the total number of inputm= mo -pk-1I -1 ki (8) output blocks (IOBs). This is a significant result, because it
J=1
implies that the circuit could be used as a component in a is the integer value produced by the PI controller to adjust the higher-level design, e.g. to synchronize to the GPS the output signal period at time i and p and 1 are the proportional operation of more involved digital signal processing and integral parameters of the PI controller. In fact, using a PI components implemented inside the same FPGA. The correct controller is advantageous because the output period tends to operation and the performance of the synchronization circuit track the possible long-term variations of the input, while the have been assessed through the measurement setup shown in random jitter is filtered out. In order to prove this point, first Fig. 3 . The GPS receivers used for the experiments are a of all observe that by combining (6) (7) and (8), (7) can be high-accuracy, TCVCXO-disciplined Tekelec Epsilon board expressed as:
II, used as I-pps time reference, and a less stable Ublox Antaris 4 LEA-4T GPS module, with a nominal worst-case Aou UT -A UT_, =-(p + 1). A T +p P T 2 (9) jitter equal to 100 ns. In order to check the actual stability of the I-pps signal used as a time reference, the time variations Then, from the z-transform of (5), it results that between two identical Tekelec Epsilon board II were
preliminary compared in steady-state conditions [18] . In
particular, after synchronizing the two Tekelec receivers to 1 -z the GPS for 24 hours, their antennas were disconnected and Finally, by replacing (10) into the z-transform of (9), we the period differences between the two free-running I-pps obtain the following transfer function: signals were measured for some hours. The histogram of such differences after compensating the systematic residual drift of OAU + 1 -I 2 (11) the free-running TCVCXOs is shown in Fig. 4 . Notice that AIN (Z) + (P + 2)Z1 + ( P)Z-2 the random jitter exhibits approximately a normal distribution. Also, the Allan standard deviation of the time This transfer function describes an infinite impulse response variations over an observation interval of 2 s is about 0.5 ns, (IIR) system exhibiting a low-pass behavior in the frequency i.e. negligible compared to the target uncertainty. Given that domain. Notice that the filtering characteristics of the system the jitter values associated to the two Tekelec boards can be depend on the chosen parameters p and 1 of the P1 controller. assumed to be independent and identically distributed (i.i.d.), In particular, such values can be optimized experimentally in the random period variations of the i-pps signal can be order to minimize the output period fluctuations on the basis equally assigned to each receiver. Hence, the random jitter of of the spectral features of the input jitter.
each Tekelec receiver can be assumed to be normally distributed with zero-mean and estimated Allan standard This paper deals with a simple synchronization circuit estimator is more suitable to assess the frequency stability of that is able to reduce the jitter of the I-pps signal generated a clock when the mean is changing [19] .
by a low-cost GPS receiver with low accuracy. The main After characterizing the I-pps reference signal, the advantage of the proposed solution is that it can be easily period variations between this signal and the I-pps stream implemented in a fully digital device such as an FPGA. produced by the LEA-4T module before and after applying Moreover, the time to lock the input signal is much shorter the synchronization circuit have been measured than in more expensive TCVCXO- 
